I. INTRODUCTION
N A ANY OTHERWISE satisfactory resistive dividers are found in practice to be very difficult or time consuming to calibrate. This problem is most effectively handled during the design of the instrument, at which time much future frustration can often be eliminated. The resistive divider described here contains its own internal calibration circuitry, but it would probably be an impractical device if it were not coupled to a microprocessor. It is hoped that the technique contains enough advantages to make this additional complexity worthwhile.
II. BASIC CIRCUIT
The network shown in Fig. 1 is proposed for use as a binary resistive divider. It can be seen that with no output load, the resistance of the network to the right of each DPDT reversing switch is always 2 (arbitrary) units of resistance, so that with Vin fixed, the power in each resistance element is independent of all switch settings. It also can be seen that if all switches are on "0" (as represented in Fig. 1 Several ways can be found for generating the required reference voltages within the divider itself, one of which is shown in Fig. 2 . To calibrate the kth divider, first set switches k -1 and k + 1 to "1", and set all other switches to "0".
Measure the ideally zero voltage, Vou, -V,est. Second, set switch k to " 1", leaving the other switches as they were. Any change in Vut-Vtest can be attributed to an error in the kth divider.
III. RATIO CALCULATIONS
In the following analysis, let Sk be the logical value of the kth switch; that is, Sk = 0 if the kth switch is "down" as shown in the figures, and Sk = 1 if it is reversed. Using the nomenclature of Fig. 3 , neglecting switch and wiring resistances and writing Ek = (ZLk -ZDk)/(ZLk + ZDk), one has VI /Vn = S1, V'1/Vjn = 1-S1, and V"lVin = 1/2 + (1 -2S,)EI/2. 
